




Cosimulating Synchronous DSP Designs with Analog RF Circuits

José Luis Pino and Khalil Kalbasi



DSP designs have to work with analog and RF distortions




What is needed in a DSP & analog RF design environment?

- Cosimulation between many different domains
 - DSP (dataflow)
 - Analog (SPICE)
 - RF (harmonic balance, Circuit Envelope)
- Natural specification syntax
- Support for both simulation and synthesis

HETEROGENEITY



Simulation Technologies




Dataflow problems - Synchronous dataflow solutions

- Tokens might accumulate on arcs -
SDF compile time analysis guarantees bounded memory execution
- The dataflow graph might deadlock -
SDF compile time analysis guarantees non-deadlocking execution
- The graph might be non-determinate -
SDF is determinate by construction




Timed Synchronous Dataflow (TSDF)

- Adds Timed data type
 - Parameters on signals are Δ_v , I, Q, f_c
- Adds Δ_t and f_c consistency checks
- Adds cosimulation with analog RF simulations
- Benefits
 - Enables modeling of RF effects to signals
 - Enables efficient RF simulations




TSDF: Addition of RF signals



The sampling rate of the signals need to be sufficient to represent the envelope of the RF signals.




Without TSDF representation



The signal might need to be oversampled to fully characterize the resulting RF frequency.



A possible workaround




When using complex baseband, the user has to remember the frequencies, deal with the math headaches, and implement tricks in the block diagram.





TSDF RF Modeling Technologies



- Impulse modeling of forward transmission (S21)
- High frequency nonlinearities
 - Gain compression
 - 3rd order intercept
 - Mixer intermodulation
- Propagation channel modeling
- Phase noise
- Amplifier Noise figure





Cosimulation with linear circuit analysis tools




Cosimulation with nonlinear circuit analysis tools






Harmonic Balance: Converging towards a solution








VOLTAGE ESTIMATE








CHANGE THE VOLTAGE SPECTRUM UNTIL $\sum I_n$ GOES TO ZERO

INITIAL ITERATION


...


FINAL ITERATION


SMALL NON-ZERO TOLERANCE

FINAL VOLTAGE







Circuit Envelope Technology






Circuit



Amplitude & Phase











Cosimulation

- Hierarchical, heterogeneous design
 - Automatic scheduling and data transfer
- ✓ Validation of entire design
 - ✓ Most appropriate simulation algorithm for each section




HP DSP Solutions







Synthesizable 16 QAM Tx




IQ Modulator




Mixer




2-Stage Power Amplifier




IQ Demodulator



Typical 16 QAM, input and output recovered Data



Conclusion



Multi-level Design / Simulation.
DSP and Mixed Signal RFIC.
All in one environment

From Top System Level
Down to Circuit Level

Sources of additional information

- For more information on HP EEsof
 - <http://www.hp.com/go/hpeesof>
- For information on HP test and measurement equipment
 - <http://www.tmo.hp.com/>
- For more information on UC Berkeley Ptolemy:
 - <http://ptolemy.eecs.berkeley.edu/>