tional Workshop on Hardware/Software Codesign, Grenoble, France, Sept. 1994, pp. 203-9.

[Thomas93]
D. E. Thomas, J. K. Adams, H. Schmit, "A Model and Methodology for Hardware/Software Codesign", *IEEE Design and Test of Computers*, Sept. 1993, pp. 6-15.

[Thor86]
"*Thor Tutorial*", VLSI/CAD Group, Stanford University, 1986.

[Tiwari94]
V. Tiwari, S. Malik, A. Wolfe, "Power Analysis of Embedded Software: A First Step Towards Software Power Minimization", IEEE Transactions on VLSI Systems, Vol. 2, no. 4, Dec. 1994, pp 437-445.

[Vahid92]
F. Vahid, D. Gajski, "Specification Partitioning for System Design", *Proceedings of the 29th Design Automation Conference,* June 1992, Anaheim, CA, USA, pp. 219-224.

[VanDerWolf93]
Pieter van der Wolf, "Architecture of an Open and Efficient CAD Framework", Ph.D. Thesis, Delft University of Technology, May 1993.

[Verbauwhede94]
I. Verbauwhede, C. Sheers, J. Rabaey, "Specification and Support for Multi-dimensional DSP in the SILAGE Language", *Proc. of the Intl. Conference on Acoustics, Speech, and Signal Processing (ICASSP-94)*, Adelaide, Australia, April 1994, pp. ??

[Wolf94]
W. H. Wolf, "Hardware-software Co-design of Embedded Systems", *Proceedings of the IEEE*, July 1994, vol.82, no.7, pp. 965-89.

[Zimmerman88]
G. Zimmerman, "A New Area and Shape Function Estimation Technique for VLSI Layouts", *Proceedings 25th Design Automation Conference*, June 1988, pp. 60-65.

[Rowson94]
J A. Rowson, "Hardware/Software Co-Simulation", *Proceedings of the 31st Design Automation Conference*, San Diego, CA, USA, June 1994, pp. 439-440.

[Sharma93]
A. Sharma, R. Jain, "Estimating Architectural Resources and Performance for High-level Synthesis Applications", *IEEE Transactions on VLSI Systems*, June 1993, vol. 1, no. 2, pp. 175-190.

[Shanmugan94]
K. Sam Shanmugan, "Simulation and Implementation Tools for Signal Processing and Communication Systems", *IEEE Communications Magazine*, July 1994, pp. 36-40.

[Sih91]
G. C. Sih, "Multiprocessor Scheduling to Account for Interprocessor Communication", Ph. D. Thesis, Electronics Research Laboratory, University of California, Berkeley, UCB/ERL M91/29, April 1991.

[Sih93]
G. Sih, E. A. Lee, "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures", *IEEE Transactions on Parallel and Distributed Systems*, Feb. 1993, vol. 4, no. 2, pp. 175-187.

[Singh95]
D. Singh, J. M. Rabaey, M. Pedram, *et al*., "Power Conscious CAD Tools and Methodologies: A Perspective", *Proceedings of the IEEE*, Apr. 1995, vol. 83, no. 4, pp. 570-94.

[Sriram93]
S. Sriram, E. A. Lee, "Design and Implementation of an Ordered Memory Access Architecture", *Proc. of IEEE Intl. Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, Minneapolis, MN, April 1993, vol 1., pp. 345-348.

[Srivastava91]
M. B. Srivastava, R. W. Broderson, "Rapid-Prototyping of Hardware and Software in a Unified Framework", *Proc. IEEE Conference on Computer Aided Design (ICCAD)*, Santa Clara, CA, Nov. 1991, pp. 152-155.

[Sun92]
J. S. Sun, R. W. Brodersen, "Design of System Interface Modules", *Proc. of Intl. Conference on Computer Aided Design (ICCAD)*, Santa Clara, CA, USA, Nov. 1992, pp 478-481.

[Synopsys]
Synopsys Tools, Synopsys Inc., 700 East Middlefield Rd., Mountain View, CA 94043.

[Theissinger94]
M. Theissinger, P. Stravers, H. Veit, "Castle: An Interactive Environment for HW-SW Co-Design",*Proceedings of CODES/CASHE, Third Interna-*

[Pino95a]
J. L. Pino, S. Ha, E. A. Lee, J. T. Buck, "Software Synthesis for DSP using Ptolemy", *Journal of VLSI Signal Processing*, Jan. 1995, vol. 9, no. 1-2, pp. 7-21.

[Pino95b]
J. L. Pino, E. A. Lee, "Hierarchical Static Scheduling of Dataflow Graphs onto Multiple Processors", *Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 95)*, Detroit, MI, USA, May 1995, vol. 4, pp 2643-2646.

[Potkonjak94]
M. Potkonjak, J. Rabaey, "Optimizing Resource Utilization using Transformations", *IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems*, March 1994, vol. 13, no. 3, pp. 277-292.

[Press88]
W. H. Press, B. P. Flannery, S. A. Teukolsky, W. T. Vetterling, "Numerical Recipes in C: The Art of Scientific Computing", Cambridge University Press, 1988.

[Ptolemy95]
The Almagest: Ptolemy User's and Programmer's Manual. (http://ptolemy.eecs.berkeley.edu/Almagest.html)

[Quantify]
Quantify manual pages, Pure Software Inc.

[Rabaey91]
J. M. Rabaey, C. Chu, P. Hoang, M. Potkonjak, "Fast Prototyping of datapath-intensive Architectures", *IEEE Design and Test of Computers*, pp. 40-51, June 1991.

[Rabaey94]
J. Rabaey, M. Potkonjak, "Estimating Implementation Bounds for Real Time DSP Application Specific Circuits", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, vol. 13, no. 6, June 1994, pp. 669-683.

[Rabaey95]
J. Rabaey, L. Guerra, R. Mehra, "Design Guidance in the Power Dimension", *Proc. of International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, Detroit, Michigan, USA, May 1995, vol. 5, pp. 2836-2839.

[Rasure91]
J. R. Rasure, C. S. Williams, "An Integrated Data Flow Visual Language and Software Development Environment", *Journal of Visual Languages and Computing*, Sept. 1991, vol. 2, no. 3, pp 217-246.

[Ritz93]
S. Ritz, M. Pankert, V. Zivojinovic, H. Meyr, "High-level Software Synthesis for the Design of Communication Systems.", *IEEE Journal on Selected Areas in Communications*, April 1993, vol.11, no.3, pp. 348-58.

[Lee90]
E. A. Lee, J. C. Bier, "Architectures for Statically Scheduled Dataflow", *Journal of Parallel and Distributed Computing*, Dec. 1990, pp. 333-348.

[McFarland89]
M. C. McFarland, "A Fast Floorplanning Algorithm for Architectural Evaluation", *Proceedings of International Conference on Computer Design*, Santa Clara, CA, USA, Oct. 1989, pp. 96-99.

[McFarland90a]
M. C. McFarland, A. C. Parker, R. Camposano, "The High-level Synthesis of Digital Systems.", *Proceedings of the IEEE,* Feb. 1990, vol.78, no. 2, pp. 301-18.

[McFarland90b]
M. C. McFarland, T. J. Kowalski, "Incorporating Bottom-up Design into Hardware Synthesis", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,* Sept. 1990, vol. 9, no. 9, pp. 938-950.

[Mehra94]
R. Mehra, J. Rabaey, "Behavioral Level Power Estimation and Exploration", *Proc. of International workshop on Low Power Design*, Napa Valley, CA, USA, April 1994, pp. 197-202

[MentorGraphics1]
Mentor Graphics Tools, Mentor Graphics Corp., 1001 Ridder Park Drive, San Jose, CA 95131-2314.

[MentorGraphics2]
Falcon Framework Reference Manual, Mentor Graphics Corp., 1001 Ridder Park Drive, San Jose, CA 95131-2314.

[Motorola]
DSP56000/DSP56001 Digital Signal Processor, User's Manual, Motorola Inc., 1990.

[Murthy94]
P. K. Murthy, S. S. Bhattacharyya, E. A. Lee, "Minimizing Memory Requirements for Chain-structured Synchronous Dataflow Programs", *Proc. of International Conference on Acoustics, Speech, and Signal Processing (ICASSP 94)*, Adelaide, Australia, April 1994, vol. 2, pp. 453-456.

[Papadamitriou82]
C. H. Papadamitriou, K. Steiglitz, "Combinatorial Optimization: Algorithms and Complexity", Prentice-Hall, Inc. 1982.

[Paulin89]
P. G. Paulin, J. P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASICs", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, June 1989, vol. 8, no. 6, pp. 661-679.

[Paulin95]
P. G. Paulin, *et al.*, "DSP Design Tool Requirements for Embedded Systems: A Telecommunications Industrial Perspective", *Journal of VLSI Signal Processing*, Jan. 1995, vol. 9, no. 1-2, pp. 23-47.

Codesign, Grenoble, France, Sept. 1994, pp. 42-48.

[Kalavade95a]

A. Kalavade, Jose Pino, E. A. Lee, "Managing Complexity in Heterogeneous System Specification, Simulation, and Synthesis", *Proc. of International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, Detroit, Michigan, USA, May 1995, vol. 5, pp. 2833-2836.

[Kalavade95b]

A. Kalavade, E. A. Lee, "The Extended Partitioning Problem: Hardware/ Software Mapping and Implementation-bin Selection", *Proc. of Sixth International Workshop on Rapid System Prototyping*, Chapel Hill, North Carolina, USA, June, 1995, pp. 12-18.

[Keutzer94]

K. Keutzer, "Hardware-Software Co-Design and ESDA", Proc. of 31st Design Automation Conference, San Diego, CA, USA, June 1994, pp. 435-6.

[Kleinfelft94]

S. Kleinfelft, M. Guiney, J. K. Miller, and M. Barnes, "Design Methodology Management", *Proc. of the IEEE,* vol. 82, no. 2, Feb. 1994, pp. 231-250.

[Knapp86]

D. W. Knapp, A. Parker, "A Design Utility Manager: the ADAM Planning Engine", *Proceedings of the 23rd Design Automation Conference*, Las Vegas, Nevada, USA, June 1986, pp. 48-54.

[Kumar93]

S. Kumar, J. H. Aylor, B. W. Johnson, W. A. Wulf, "A Framework for Hardware/Software Codesign", *Computer*, Dec. 1993, vol. 26, no. 12, pp. 39-45.

[Kurdahi89]

F. J. Kurdahi, A. C. Parker, "Techniques for area estimation of VLSI Circuits", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Jan 1989, vol. 8, no. 1, pp. 81-92.

[Lagnese91]

E. D. Lagnese, D. E. Thomas, "Architectural Partitioning for System-level Synthesis of ICs", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, July 1991, vol. 10, no. 7, pp. 847-860.

[Laneer91]

D. Laneer, *et al*., "Architectural Synthesis for Medium and High Throughput Signal Processing with the New CATHEDRAL Environment", *High-level VLSI Synthesis*, edited by R. Camposano, W. Wolf, W. Dordrecht, Kluwer Academic Publishers, 1991, pp 27-54. ?*

[Lee87]

E. A. Lee, D. G. Messerschmitt, "Synchronous Data Flow", *Proceedings of the IEEE,* September 1987, vol. 75, no. 9, pp. 1235-1245.

[Herrmann94]
J. Herrmann, Henkel, R. Ernst, "An Approach to the Adaptation of Estimated Cost Parameters in the COSYMA System", *Proceedings of CODES/ CASHE, Third International Workshop on Hardware/Software Codesign*, Grenoble, France, Sept. 1994, pp. 100-107.

[Hilfinger85]
P. Hilfinger, "A High-level Language and Silicon Compiler for Digital Signal Processing", *Proc. of IEEE 1985 Custom Integrated Circuits Conference*, Portland, OR, USA, May 1985, pp. 213-216.

[Hu61]
T. C. Hu, "Parallel Sequencing and Assembly Line Problems", *Operations Research* 9(6), Nov. 1961, pp. 841-848.

[Ishikawa91]
M. Ishikawa, G. De Micheli, "A Module Selection Algorithm for High-level Synthesis", *Proc. of 1991 IEEE International Symposium on Circuits and Systems,* Singapore, June 1991, vol.3, pp. 1777-80.

[Ismail94]
T. B. Ismail, K. O'Brien, A. Jerraya, "Interactive System-level Partitioning with PARTIF", *Proceedings of EDAC94,* Paris, France, Feb. 1994, pp. 464-468.

[Jantsch94]
A. Jantsch, P. Ellervee, J. Oberg, A. Hemani, H. Tenhunen, "Hardware/ Software Partitioning and Minimizing Memory Interface", *Proceedings of EuroDAC'94,* Grenoble, France, Sept. 1994, pp. 226-31.

[Johnsonbaugh91]
R. Johnsonbaugh, M. Kalin, "A Graph Generation Software Package", *Proc. of 22nd SIGCSE Technical Symposium on Computer Science Education*, San Antonio, TX, USA, March 1991, vol. 23, no 1, pp. 151-154.

[Kalavade92]
A. Kalavade, E. A. Lee, "Hardware/Software Codesign Using Ptolemy — A Case Study", M. S. Report, Dec. 1991, Dept. of EECS, Univ. of California, Berkeley, CA, 94720.

[Kalavade93]
A. Kalavade, E. A. Lee, "A Hardware/Software Codesign Methodology for DSP applications", *IEEE Design and Test of Computers*, Sept. 1993, pp. 16-28.

[Kalavade94a]
A. Kalavade, E. A. Lee, "Manifestations of Heterogeneity in Hardware/ Software Codesign", *Proc. of the 31st Design Automation Conference*, San Diego, CA, USA, June 1994, pp. 437-438.

[Kalavade94b]
A. Kalavade, E. A. Lee, "A Global Criticality/ Local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem", *Proc. of CODES/CASHE, Third International Workshop on Hardware/Software*

[Eles94]
P. Eles, Z. Peng, A. Daboli, "VHDL System-Level Specification and Partitioning in a Hardware/Software Co-Synthesis Environment", *Proceedings of CODES/CASHE, Third International Workshop on Hardware/Software Codesign*, Grenoble, France, Sept. 1994, pp. 49-55.

[Feldman79]
S. Feldman, "Make — A Program for Maintaining Computer Programs", *Software Practice and Experience,* 1979, Vol. 9, pp. 255-265.

[Franke91]
D. W. Franke, Martin K. Purvis, "Hardware/Software Codesign: A Perspective", *Proc. of 13th Intl. Conference on Software Engineering*, Austin, Texas, USA, May 1991, pp. 344-352.

[Garey79]
M. Garey, D. Johnson, "Computers and Intractability", W. H. Freeman and Company, New York, 1979.

[Gong94]
J. Gong, D. D. Gajski, S. Narayan, "Software Estimation from Executable Specifications", *Journal of Computer and Software Engineering*, 1994, vol.2, no.3, pp. 239-58.

[Guerra94]
L. Guerra, M. Potkonjak, J. Rabaey, "System-level Design Guidance Using Algorithm Properties", *VLSI Signal Processing VII,* Oct. 1994, Edited by Jan Rabaey, Paul M. Chau, John Eldon, IEEE, New York, pp. ??

[Gupta92]
R. Gupta, G. DeMicheli, "System-level Synthesis Using Re-programmable Components", *Proceedings of the European Conference on Design Automation*, Brussels, Belgium, Feb.1992, pp. 2-7.

[Gupta93]
R. K. Gupta, "Co-synthesis of Hardware and Software for Digital Embedded Systems", Ph. D. Dissertation, Stanford University, Dec. 1993.

[Hamada92]
T. Hamada, S. Banerjee, P. M. Chau, R. D. Fellman, "Macropipelining Based Heterogeneous Multiprocessor Scheduling", *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, San Francisco, CA, USA, March 1992, vol 5, pp. 597-600.

[Harrison86]
D. Harrison, P. Moore, R. Spickelmier, A. R. Newton, "Data Management and Graphics Editing in the Berkeley Design Environment", *Proceedings of the International Conference on Computer Aided Design (ICCAD),* Santa Clara, CA, USA, Nov. 1986, pp. 24-27.

[Henkel94]
J. Henkel, T. Benner, R. Ernst, W. Ye, *et al.*, "COSYMA: A Software-oriented Approach to Hardware/Software Codesign", *Journal of Computer and Software Engineering*, 1994, vol. 2, no. 3, pp. 293-314.

Synthesis, Niagara-on-the-lake, Ontario, Canada, May 1994, pp. 36-41.

[Chaudhary92]
K. Chaudhary, M. Pedram, "A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints", *Proc. of 29th Design Automation Conference*, Anaheim, CA, USA, June 1992, pp. 492-498.

[Chiodo94]
M. Chiodo, P. Giusto, A. Jurecska, H. C. Hsieh, A. Sangiovanni-Vincentelli, L. Lavagno, "Hardware-Software Codesign of Embedded Systems", *IEEE Micro*, Aug. 1994, vol.14, no.4, pp. 26-36.

[Chiuch90]
T. Chiuch, R. Katz, "A History Model for Managing the VLSI Design Process", *Proceedings of the International Conference on Computer Aided Design (ICCAD),* Santa Clara, CA, Nov. 1990, pp. 358-361.

[Chou92]
P. Chou, R. Ortega, G. Borriello, "Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems", *Proc. 1992 IEEE/ACM International Conference on Computer-Aided Design,* Santa Clara, CA, USA, Nov. 1992, pp. 488-95.

[Chou94]
P.Chou, E. A. Walkup, G. Borriello, "Scheduling for Reactive Real-Time Systems", *IEEE Micro*, Aug. 1994, pp. 37-47.

[Coelho94]
C.N. Coelho, C.-Y.J. Yang, V. Mooney, G. De. Micheli, "Redesigning Hardware-Software Systems", *Proceedings of CODES/CASHE, Third International Workshop on Hardware/Software Codesign*, Grenoble, France, Sept. 1994, pp. 116-123.

[CPLEX]
CPLEX Optimization, Inc., "Using the CPLEX Callable Library", CPLEX Optimization, Inc., Suite 279, 930 Tahoe Blvd., Bldg. 802, Incline Village, NV 89451-9436.

[DeMicheli86]
Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation, edited by G. De Micheli, A. Sangiovanni-Vincentelly, P. Antognetti, NATO Advanced Study Institute Series on Logic Synthesis and Silicon Compilation for VLSI Design, Series E, Alllied Sciences, v.136, 1986.

[DeMicheli94]
G. De Micheli, "Synthesis and Optimization of Digital Circuits", New York, McGraw-Hill, 1994.

[Dewey89]
Allen Dewey, S. W. Director, "Yoda: A Framework for the Conceptual Design of VLSI Systems", *Proceedings of the International Conference on Computer Aided Design (ICCAD),* Santa Clara, CA, USA, Nov. 1989, pp 380-383.

tem", *Proceedings of the International Conference on Computer Aided Design (ICCAD),* Santa Clara, CA, USA, Nov. 1991, pp. 254-247.

[Buchenrieder92]
K. Buchenrieder, C. Veith, "CoDES: A Practical Concurrent Design Environment", *Handouts of the 1st Intl. Workshop on Hardware/Software Codesign*, Estes Park, Colorado, USA, Sept. 1992.

[Buck94a]
J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, "Ptolemy: a Framework for Simulating and Prototyping Heterogeneous Systems", *International Journal of Computer Simulation*, special issue on "Simulation Software Development," Apr. 1994, vol. 4, pp. 155-182.

[Buck94b]
J. T. Buck, "A Dynamic Dataflow Model Suitable for Efficient Mixed Hardware and Software Implementations of DSP Applications", *Proceedings of CODES/CASHE, Third International Workshop on Hardware/Software Codesign*, Grenoble, France, Sept. 1994, pp. 165-172.

[Bushness89]
M. Bushnell, S. W. Director, "Automated Design Tool Execution in the Ulysses Design Environment", *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems*, March 1989, pp. 279-287.

[Camposano87]
R. Camposano, R. K. Brayton, "Partitioning before Logic Synthesis", *Proc. of the Intl. Conference on Computer Aided Design (ICCAD)*, Santa Clara, CA, Nov. 1987, pp. 324-326.

[Camposano91]
High-level Synthesis, Edited by: R. Camposano, W. Wolf, Dordrecht, Kluwer Academic Publishers, 1991.

[Casotto90]
Andrea Casotto, A. R. Newton, "Design Management Based on Design Traces", *Proceedings of the 27th Design Automation Conference,* Orlando, Florida, USA, June 1990, pp. 136-141.

[CFI]
CAD Framework Initiative.

[Chandrakasan95]
A. P. Chandrakasan, R. W. Broderson, "Minimizing Power Consumption in Digital CMOS Circuits", *Proceedings of the IEEE*, Apr. 1995, vol. 83, no. 4, pp. 498-523.

[Chang95]
W.-T. Chang, A. Kalavade, E. A. Lee, "Effective Heterogeneous Design and Cosimulation", Proc. of NATO Advanced Study Institute Workshop on Hardware/Software Codesign, Lake Como, Italy, June 1995.

[Chaudhari94]
S. Chaudhuri, R. Walker, "Computing Lower Bounds on Functional Units before Scheduling", *Proceedings of the 7th Intl. Symposium on High-level*

REFERENCES

[Allen91]
W. Allen, D. Rosenthal, K. Fidule, "The MCC CAD Framework Methodology Management System", *Proc. of the 28th Design Automation Conference,* San Francisco, CA, USA, June 1991, pp. 694-698.

[Ambrosio94]
J. G. D'Ambrosio, X. Hu, "Configuration-level Hardware/Software Partitioning for Real-Time Embedded Systems", *Proc. of CODES/CASHE, Third International Workshop on Hardware/Software Codesign*, Grenoble, France, Sept. 1994, pp. 34-41.

[Baros92]
E. Baros, W. Rosential, "A Method for Hardware/Software Partitioning", *Proc. of COMPEURO'92, IEEE Intl. Conference on Computer and Software Engineering,* The Hague, The Netherlands, May 1992, pp. 580-585.

[Becker92]
D. Becker, R. K. Singh, S. G. Tell, "An Engineering Environment for hardware/software co-simulation", *Proc. of the 29th Design Automation Conference,* Anaheim, CA, USA, June 1992, pp. 129-134.

[Bentz95]
Ole Bentz, "Information Based Design", Presented at the *Industrial Liasion Program (ILP) Conference*, Berkeley, CA, USA, March 8, 1995.

[Bier89]
J. C. Bier, E. A. Lee, "Frigg: A Simulation Environment for Multiple-Processor DSP System Development", *Proc. of the International Conference on Computer Design*, Cambridge, MA, USA, Oct. 1989, pp. 280-3.

[Bier95a]
J. Bier, P. Lapsley, E. A. Lee, F. Weller, "DSP Design Tools and Methodologies," *Technical Report*, Berkeley Design Technology, 39355 California St., Suite 206, Fremont, CA 94538, USA, 1995.

[Bier95b]
J. C. Bier, "DSP Processors and Cores: The Options Multiply", *Integrated System Design*, June 1995, pp. 56-67.

[Bosch91]
K. O. ten Bosch, P. Bingley, P. van der Wolf, "Design Flow Management in the Nelsis CAD Framework", *Proc. of the 28th Design Automation Conference*, San Francisco, CA, USA, June 1991, pp. 711-716.

[Brayton90]
R. K. Brayton, G. D. Hachtel, A. L. Sangiovanni-Vincentelli, "Multilevel Logic Synthesis", *Proceedings of the IEEE*, Feb. 1990, vol. 78, no. 2, pp. 264-300.

[Brockman91]
Brockman, S. W. Director, "The Hercules CAD Task Management Sys-