Main Menu/Search/Help

1998

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.
  1. Neil Smyth, ``Communicating Sequential ProcessesDomain in Ptolemy II,'' MS Report, UCB/ERL Memorandum M98/70, Dept. of EECS, University of California, Berkeley, CA 94720, December 1998.
  2. Jie Liu, ``Continuous Time and Mixed-Signal Simulation in Ptolemy II,'' MS Report, UCB/ERL Memorandum M98/74, Dept. of EECS, University of California, Berkeley, CA 94720, December 1998.
  3. Shang-Pin Chang, ``System-Level Modeling and Evaluation of Network Protocols,'' MS Report, UCB/ERL Memorandum M98/73, University of California, Berkeley, CA 94710, December 16, 1998.
  4. M. Goel, ``Process Networks in Ptolemy II'' MS Report, ERL Technical Report UCB/ERL No. M98/69, University of California, Berkeley, CA 94720, December 16, 1998.
  5. Jose Luis Pino and Khalil Kalbasi, ``Cosimulating Synchronous DSP Applications with Analog RF Circuits,'' presented at the Thirty-Second Annual Asilomar Conference on Signals, Systems, and Computers, November, 1998.
  6. Bilung Lee and Edward A. Lee, ``Interaction of Finite State Machines with Concurrency Models,'' Proc. of Thirty Second Annual Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, November 1998.
  7. Edward A. Lee, ``Overview of the Ptolemy Project'', ERL Technical Report UCB/ERL No. M98/71, University of California, Berkeley, CA 94720, November 23, 1998.
  8. J. Davis, R. Galicia, M. Goel, C. Hylands, E.A. Lee, J. Liu, X. Liu, L. Muliadi, S. Neuendorffer, J. Reekie, N. Smyth, J. Tsay and Y. Xiong, ``Heterogeneous Concurrent Modeling and Design in Java,'' Technical Report UCB/ERL No. M98/72, University of California, Berkeley, CA 94720, November 23, 1998.
  9. Rajarshi Gupta, Kiran and Edward A. Lee, ``Computationally Efficient Version of the Decision Feedback Equalizer,'' to appear in ICASSP 99, September 1998.
  10. Eric K. Pauer, Cory S. Myers, Paul D. Fiore, John M. Smith, Christopher M. Crawford, Edward A. Lee, James Lundblad and Christopher Hylands, ``Algorithm Analysis and Mapping Environment for Adaptive Computing Systems,'' Presented at the Second Annual Workshop on High Performance Embedded Computing, MIT Labs, Lexington, MA, September, 1998.
  11. H. J. Reekie and E. A. Lee, ``The Tycho Slate: Complex Drawing and Editing in Tcl/Tk,'' April 27, 1998. Submitted to the Sixth Annual Tcl/Tk Conference, September 14-18, 1998, San Diego, California.
  12. S. S. Bhattacharyya, S. Sriram, and E. A. Lee, ``Resynchronization for multiprocessor DSP implementation - part 1: Maximum-throughput resynchronization.'' Tech. Rep., Digital Signal Processing Laboratory, University of Maryland, College Park, July 1998. Revised from Memorandum UCB/ERL 96/55, Electronics Research Laboratory, University of California at Berkeley, October, 1996.
  13. S. S. Bhattacharyya, S. Sriram, and E. A. Lee, ``Resynchronization for multiprocessor DSP implementation - part 2: Latency-constrained resynchronization.''Tech. Rep., Digital Signal Processing Laboratory, University of Maryland, College Park, July 1998. Revised from Memorandum UCB/ERL 96/56, Electronics Research Laboratory, University of California at Berkeley, October, 1996.
  14. M. Williamson ``Synthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications'' Ph.D. thesis, Memorandum UCB/ERL M98/45, Electronics Research Laboratory, University of California, Berkeley, May, 1998.
  15. A. Girault, B. Lee, and E. A. Lee, ``Hierarchical Finite State Machines with Multiple Concurrency Models,'' April 13, 1998 (revised from Memorandum UCB/ERL M97/57, Electronics Research Laboratory, University of California, Berkeley, CA 94720, August 1997).
  16. B. Lee and E. A. Lee, ``Hierarchical Concurrent Finite State Machines in Ptolemy,'' Proc. of International Conference on Application of Concurrency to System Design, p. 34-40, Fukushima, Japan, March 1998.
  17. Jie Liu, Marcello Lajolo, and Alberto Sangiovanni-Vincentelli, ``Software Timing Analysis Using SW/HW Cosimulation and Instruction Set Simulator,'' Proc. of the Sixth International Workshop on Hardware/Software Codesign, p. 65-70, Seattle, Washington, March 1998.
  18. E. A. Lee, ``Modeling Concurrent Real-time Processes Using Discrete Events,'' Invited paper to Annals of Software Engineering, Special Volume on Real-Time Software Engineering, to appear, 1998. Also UCB/ERL Memorandum M98/7, March 4th 1998.
  19. E. A. Lee and A. Sangiovanni-Vincentelli, ``A Framework for Comparing Models of Computation,'', March 12, 1998.
    (Revised from ERL Memorandum UCB/ERL M97/11, University of California, Berkeley, CA 94720, January 30, 1997).
  20. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, ``Synthesis of Embedded Software from Synchronous Dataflow Specifications,'' Invited paper, to appear in J. of VLSI Signal Processing, 1998.
  21. E. A. Lee and D. G. Messerschmitt, ``Engineering an Education for the Future,'' IEEE Computer Magazine, Vol. 31, No. 1, January, 1998.
Created Mon Feb 22 14:12:22 1999
Send comments to www@ptolemy.eecs.berkeley.edu