[Won92] Anthony Wong, ‘‘A Library of DSP Blocks and Applications for the Motorola DSP96000 Family’’, M.S. Report, Plan II, EECS Dept., UC Berkeley, CA 94720, May, 1992.

Driven High-Level Synthesis For High-Throughput DSP Applications," *Proc. of the 28th ACM/IEEE Design Automation Conference*, June, 1991, pp. 597-602.

[Ous90] J. K. Ousterhout, ''Tcl: An Embeddable Command Language,'' USENIX Conference Proceedings, January, 1990, pp. 133-146.

[Ous91] J. K. Ousterhout, ''An X11 Toolkit Based on the Tcl Language,'' USENIX Conference Proceedings, January, 1991, pp. 105-115.

[Ous94] J. K. Ousterhout, *An Introduction to Tcl and Tk,* Addison-Wesley Publishing, Redwood City, CA, 1994.

[Pin93] J. Pino, S. Ha, E. Lee, and J. Buck, ''Software Synthesis for DSP Using Ptolemy'', invited paper in the *Journal on VLSI Signal Processing*, to appear in the special issue on ''Synthesis for DSP''.

[Pin94] J. Pino, T. Parks, and E. A. Lee, "Automatic Code Generation for Hetergeneous Multiprocessors," to appear in *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, April, 1994, Adelaide, Australia.

[Rab91] J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast Prototyping of Datapath-Intensive Architectures," *IEEE Design and Test of Computers*, vol. 8, no. 2, pp. 40-41, June, 1991.

[Sih93a] G. C. Sih and E.A. Lee, "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures", *IEEE Trans. on Parallel and Distributed Systems,* vol. 4, no. 2, February, 1993.

[Sih93b] G. C. Sih and E. A. Lee, "Declustering: A New Multiprocessor Scheduling Technique," *IEEE Trans. on Parallel and Distributed Systems,* vol. 4, no. 6, pp. 625-637, June 1993.

[Sil91] *Silage User's and Reference Manual*, Prepared by Mentor Graphics/EDC, June, 1991.

[Sri93] S. Sriram and E. A. Lee, "Design and Implementation of an Ordered Memory Access Architecture," *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, April, 1993, vol. I, pp. 345-348, Minneapolis, MN.

[Tho86] *Thor Tutorial*, VLSI CAD Group, Stanford University, 1986.

[Vai92] P. P. Vaidyanathan, ''Multirate Digital Filters, Filter Banks, Polyphase Networks, and Applications: A Tutorial'', Proc. of the IEEE, vol. 78, no. 1, pp. 56-93, January, 1990.

[Wal92] Gregory Walter, *ATM, Speech Coding, and Cell Recovery*, M.S. Report, EECS Dept., University of California, Berkeley, CA 94720, December, 1992.

[Whi93] Kennard White, *Xpole: An Interactive, Graphical Signal Analysis and Filter Design Tool*, Tech. Rep. M93/70, Electronics Research Laboratory, University of California, Berkeley, CA 94720, May, 1993.

[Lao94] A. Lao, "Heterogeneous Cell-Relay Network Simulation and Performance Analysis with Ptolemy", M.S. Report, Electronics Research Laboratory, University of California, Berkeley, CA 94720, February 1994.

[Lap91] P. D. Lapsley, "Host Interface and Debugging of Dataflow DSP Systems," M.S. Thesis, Electronics Research Laboratory, University of California, Berkeley, CA 94720, December, 1991.

[Lee87a] E. A. Lee and D. G. Messerschmitt, "Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing", *IEEE Transactions on Computers*, vol. 36, no. 1, pp. 24-35, January, 1987.

[Lee87b] E. A. Lee and D. G. Messerschmitt, "Synchronous Data Flow", *Proc. of the IEEE.*, vol. 75, no. 9, pp. 1235-1245, September, 1987.

[Lee89] E. A. Lee, W.-H. Ho, E. Goei, J. Bier, and S. Bhattacharyya, "Gabriel: A Design Environment for DSP", *IEEE Trans. on Acoustics, Speech, and Signal Processing*, vol. 37, no. 11, pp. 1751-1762, November, 1989.

[Lee91a] E. A. Lee, "Consistency in Dataflow Graphs", *IEEE Trans. on Parallel and Distributed Systems*, vol. 2, no. 2, pp. 223-235, April 1991.

[Lee91b] E. A. Lee and J. C. Bier, "Architectures for Statically Scheduled Dataflow", reprinted in *Parallel Algorithms and Architectures for DSP Applications*, ed. M. A. Bayoumi, Kluwer Academic Publishers, Dordrecht, Netherlands, 1991, pp. 159-90.

[Lee92] E. A. Lee, "A Design Lab for Statistical Signal Processing," *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, March, 1992, vol. 4, pp. 81-84, San Francisco, CA.

[Lee93a] E. A. Lee, "Multidimensional Streams Rooted in Dataflow", EECS Dept., UC *Proc. IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium-Grain Parallelism*, January, 1993, pp. 295-306, Orlando, FL.

[Lee93b] E. A. Lee, "Representing and Exploiting Data Parallelism Using Multidimensional Dataflow Diagrams," *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, April, 1993, vol. I, pp. 453-456, Minneapolis, MN.

[Mes84a] D. G. Messerschmitt, "A Tool for Structured Functional Simulation", *IEEE Journal on Selected Areas in Communications*, vol. 2, no. 1, pp. 137-147, January, 1984.

[Mes84b] D. G. Messerschmitt, "Structured Interconnection of Simulation Programs", *Proc. of Globecom*, Nov., 1984, vol. 2, pp. 808-811, Atlanta, Georgia.

[Mur93] P. K. Murthy, "Multiprocessor DSP Code Synthesis in Ptolemy", Memorandum No. UCB/ERL M93/66, Electronics Research Laboratory, University of California, Berkeley CA 94720, 1993

[Not91] S. Note, W. Geurts, F. Catthoor, and H. De Man, "Cathedral-III: Architecture-

[Buc94] J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, “Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems,” *Int. Journal of Computer Simulation*, special issue on ‘‘Simulation Software Development,’’ January, 1994.

[Den75] J. B. Dennis, “First Version Data Flow Procedure Language”, Technical Memo MAC TM61, May, 1975, MIT Laboratory for Computer Science.

[Eva93] B. L. Evans, *A Knowledge-Based Environment for the Design and Analysis of Multidimensional Multirate Signal Processing Algorithms,* Ph. D. Dissertation, School of Electrical Engineering, Georgia Institute of Technology, Atlanta, GA, June, 1993.

[Gen90] D. Genin, P. Hilfinger, J. Rabaey, C. Scheers, *et al.*, “DSP Specification Using the Silage Language,” *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, April, 1990, vol. 2, pp. 1056-60.

[Ha91] Soonhoi Ha and E.A. Lee, ‘‘Compile-Time Scheduling and Assignment of Dataflow Program Graphs with Data-Dependent Iteration,’’ *IEEE Transactions on Computers*, vol. 40, no. 11, pp. 1225-1238, November, 1991.

[Ha92] S. Ha, ‘‘Compile-Time Scheduling of Dataflow Program Graphs with Dynamic Constructs,’’ Ph. D. Dissertation, EECS Dept.., University of California, Berkeley, CA 94720, April 1992.

[Har86] D. Harrison, P. Moore, R. Spickelmier, and A. R. Newton, ‘‘Data Management and Graphics Editing in the Berkeley Design Environment,’’ *Proc. of IEEE Int. Conf. on Computer-Aided Design*, November 1986, pp. 24-27.

[Has93] P. Haskell, *Flexibility in the Interactions Between High-Speed Networks and Communications Applications,* Ph. D. dissertation, EECS Dept., UC Berkeley, Berkeley CA 94720, October 1993.

[Hil85] P. Hilfinger, “A High-Level Language and Silicon Compiler for Digital Signal Processing,” *Proc. of Custom Integrated Circuits Conference*, May, 1985, pp. 213-216.

[Hoa78] C. Hoare, “Communicating Sequential Processes,” *Communications of the ACM*, August, 1978, vol. 21, no. 8, pp. 666-677.

[Kal91] A. Kalavade, “Hardware/Software Codesign Using Ptolemy - A Case Study”, M.S. Report, Electronics Research Laboratory, University of California, Berkeley, CA 94720, December 1991.

[Kal93] A. Kalavade, and E.A. Lee, “A Hardware/Software Codesign Methodology for DSP Applications,” *IEEE Design and Test of Computers*, vol. 10, no. 3, pp. 16-28, September 1993.

[Kar66] R. M. Karp and R. E. Miller, “Properties of a Model for Parallel Computations: Determinancy, Termination, Queueing,” *SIAM Journal*, vol. 14, pp. 1390-1411, November, 1966.

References

[Bha93a] S. S. Bhattacharyya and E. A. Lee, "Looped Schedules for Dataflow Descriptions of Multirate DSP Algorithms," Technical Report UCB/ERL M93/37, EECS Dept., UC Berkeley, May 21, 1993.

[Bha93b] S. S. Bhattacharyya, J. T. Buck, S. Ha, and E. A. Lee, "A Scheduling Framework for Minimizing Memory Requirements of Multirate DSP Systems Represented as Dataflow Graphs", in *VLSI Signal Processing, VI*, ed. by L. Eggermont, P. Dewilde, E. Deprettre, and J. van Meerbergen, pp. 188-196, IEEE Publications, New York, NY, 1993.

[Bha93c] S. S. Bhattacharyya, J. Buck, S. Ha, and E. A. Lee, "Generating Compact Code from Dataflow Specifications of Multirate DSP Algorithms," Technical Report M93/36, EECS Dept., UC Berkeley, May 21, 1993.

[Bha94a] S. S. Bhattacharyya and E. A. Lee, ''Scheduling Synchronous Dataflow Graphs for Efficient Looping'', to appear in *Journal of VLSI Signal Processing*, 1994.

[Bha94b] S. S. Bhattacharyya and E. A. Lee, "Memory Management for Synchronous Dataflow Programs," to appear in *IEEE Trans. on Signal Processing*, 1994. Updated from: Technical Report UCB/ERL M92/128, EECS Dept., UC Berkeley, November 18, 1992.

[Bie90] J. Bier, E. Goei, W. Ho, P. Lapsley, M. O'Reilly, G. Sih and E.A. Lee, ''Gabriel: A Design Environment for DSP,'' *IEEE Micro Magazine*, October 1990, vol. 10, no. 5, pp. 28-45.

[Bol91] I. Bolsens, S. De Troch, L. Philips, B. Vanhoof, *et al.*, "Assessment of the Cathedral-II Silicon Compiler For Digital-Signal-Processing Applications," *ESA Journal*, vol. 15, no. 3-4, pp. 243-260, June, 1991.

[Buc91] J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, ''Multirate Signal Processing in Ptolemy'', *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, Toronto, Canada, April, 1991, vol. 2, pp. 1245-1248.

[Buc93a] J. Buck and E. A. Lee, "The Token Flow Model," in *Advanced Topics in Dataflow Computing and Multithreading,* ed. L. Bic, G. Gao, and J. Gaudiot, IEEE Computer Society Press, 1993.

[Buc93b] J. T. Buck and E. A. Lee, "Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model," *Proc. of Int. Conf. on Acoustics, Speech, and Signal Processing*, Minneapolis, MN, April, 1993, vol. I, pp. 429-432.

[Buc93c] J. Buck, *Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model*, Ph. D. Dissertation, EECS Dept., UC Berkeley, Berkeley CA 94720, September, 1993.