


Algorithm Analysis and Mapping Environment for Adaptive Computing Systems

**Cory Myers, Eric Pauer, Ken Smith and Paul Fiore
Sanders, A Lockheed Martin Company**



Statement of the Problem

Reconfigurable computing technology offers leap ahead performance, e.g. 10X ops per watt and/or ops per cubic inch, over general purpose programmable solutions without the need to develop custom hardware. However, today generation of a working implementation requires hardware design expertise and generation of a good implementation requires many slow iterations between an algorithm designer and a hardware developer.



Adaptive Computing Performance Gain


	CHAMP	TM S320 C80
Image Size	256 x 256	256 x 256
Implementation Time	44 Days	28 Days
Frame Rate	305 frames/sec	12 frames/sec
Latency	68 μ sec	82,000 μ sec
Processing Load	4.7 Bps	0.2 Bps
Utilization	73%	Unknown
Gates	510k	N/A

(Operation count increase by 70% if memory loads and stores are counted)

**Greater than 10X performance
Design time measured in weeks**


Reconfigurable Architectures

CHAMP




RCP

CHAMP 2 MCM



**Analysis:
Bit Widths
Latency (L)
Cells Used (C)**

Algorithm Analysis and Mapping Environment for Adaptive Computing Systems



Direct mapping of algorithm to adaptive computing system implementation.


New Ideas

- **Support algorithm analysis at the bit level**
 - Combine analytical, symbolic, and simulation methods
 - Provide feedback on implementation implications
- **Leverage structure of signal processing domain**
 - Coarse-grain dataflow enhances partitioning
 - Scheduling tools used for implementation of sequencers
- **Integrate optimized generators for low level functions, high level functions, and interfaces**

Impact

- **Demonstrate an order of magnitude reduction in development time for mapping military signal processing algorithms to adaptive computing systems**
- **Bit-level analysis and implementation of algorithms reduces space and power of computing by a factor of from two to ten**
- **Algorithm analysis and mapping capabilities enable adaptive computing systems to be accessible directly to algorithm developers**


Schedule



State of the Art

Tools for Mapping Signal Processing Algorithms to FPGAs						
Category	Examples	Algorithm Trades	Fixed Point Analysis	Performance Analysis	Logic Generation	Summary
Algorithm Design Environments	<ul style="list-style-type: none"> • Matlab • Khoros 	+ Low level and high level building blocks + Rapid simulation - Alternative representations not explicitly supported	- Little built-in support - Requires algorithm re-entry	+ Operation counts can be measured - No prediction of hardware implications	- Not supported	+ Strong algorithm development support - Mapping to FPGAs not directly supported
Synthesis Tools	<ul style="list-style-type: none"> • Synopsis • Synplicity 	- No built-in support for signal processing	- No built-in support	+ Hardware implications are directly calculated	+ Excellent support for RTL level design - Explicit clock and control signals required - Behavioral synthesis is not generally accepted	+ Strength in logic generation - Weak algorithm development support
DSP Tools for Hardware Design	<ul style="list-style-type: none"> • H PADS • SPW • DSP Canvas • SystemView 	+ Rapid simulation - Low level building blocks - Alternative representations not explicitly supported	+ Built-in support	+ Some prediction of hardware implications	+ "RTL-ish" building blocks directly synthesized - Explicit control signals often required	+ Strong at mapping low level algorithms - Moderate algorithm development support
C to FPGA Compilers	<ul style="list-style-type: none"> • Active Area of Research 	- No built-in support for signal processing	- No built-in support	Area of research	+ Direct mapping of software to hardware - Logic generation oriented at the expression level	+ General-purpose approach - Not targeted to signal processing
Our Approach		+ Support both low level and high level signal processing blocks + Support alternative representations	+ Built-in support	+ Predict hardware implications	+ Support synthesis directly from high level algorithm representation	+ Combine best of existing tools with direct synthesis from algorithm representation

Analysis and Mapping in ACS Environment






- SNR analysis
- Alternative implementations
- Functional approximations

- Timing and sizing estimation
- Scheduling – FSM and contexts
- Partitioning within a resource node

- Device program
- Interface program

Adaptive Computing Resource

Automated Float to Fixed Point Translation






Dynamic Wordlength Adaptation


Maximize $SNR(\underline{b}[t])$,
 subject to $Cost(\underline{b}[t]) \leq C_0$ and $\underline{b}[t] \geq \underline{b}_{min} \geq 0$

↓

Fixed plus time-varying solution



Target Architectures



Today

- Uni-Rate Synchronous Dataflow
- Single Reconfigurable Device
- Fully Pipelined Processing
- Automatic Pipeline Alignment
- Automatic Controller Generation
- Memory-Based I/O
- Data Stream Multiplexing
- One-to-One Mapping of Functions to Blocks



Future Additions


- Multi-Rate Dataflow
- Interconnected Devices
- Dynamic Reconfiguration
- Asynchronous Processing
- FIFO and Sensor Interfaces
- Many-to-One Mapping of Functions to Blocks

Automatic Scheduling


Pipeline alignment and schedule determination required for logic synthesis

Input


Output



THE ALGORITHM DATAFLOW GRAPH



DATAPATH AND VARIABLE LOCATIONS



ADDED TO NETLIST BY SEQUENCER GENERATOR

MODIFIED ALGORITHM DATAFLOW GRAPH


Node	Activation Sequence									
N1										
N2										
N3										
N4										
N5										
N6										
N7										
N8										
N9										
SEL										
LD1										
LD2										
LD3										
PORT1										
PORT2										

FINAL ALGORITHM SCHEDULE


Scheduler Implementation

- Implemented in existing Ptolemy CGC domain.
- Parameterizable scheduling blocks support algorithm testing

Input




Output



procid:	-1
runTime:	1
size:	32
iBW:	16
oBW:	16
pipe_delay:	1

Buttons: OK, Apply, Close, Cancel


Input Parameters



Output Schedule

Benefits of Function-Specific Implementations

Before




Floor Plan

Improvements

- Algorithm-specific address generator
- Algorithm-specific sequence generator
- Reduced overhead from 50% of Xilinx 4025 to 10%
- Final design is 1/3 the area of original design
- Supports multiple memories rather than a single memory
- Support arbitrary number of logical ports rather than previous limit of three ports

After





Floor Plan

From General-Purpose to
Function-Specific

Ptolemy and the ACS Domain

- Ptolemy - simulation/design environment from the University of California, Berkeley (<http://ptolemy.eecs.berkeley.edu>)
- New ACS domain developed to facilitate movement among simulation and code/design generation (released in 0.7.1, 6/98)
- ACS Stars (basic building block) are composed of a Corona (interface) and multiple cores (implementations)
- Core (implementation) selection is via targeting mechanism



Top Level Example

- FIR filter to be implemented in both floating point and fixed point simulation


The image shows a software interface for algorithm analysis and mapping. The main window, titled "Retargetable 16-tap FIR Filter", displays a schematic diagram of the filter. The diagram consists of a sequence of 16 multipliers (represented by 'X' in a circle) and 16 adders (represented by '+' in a circle). The input signal is fed into the first multiplier, and the output of each multiplier is added to the output of the previous multiplier. The final output is shown as a signal waveform.

Three dialog boxes are open over the schematic:

- Edit Parameters:** A dialog box for configuring the filter. It has a "prec:" field set to "24" and buttons for "OK", "Apply", "Close", "Cancel", "Add parameter", and "Remove parameter".
- Edit Add.input=2 Parameters:** A dialog box for configuring an adder. It has fields for "proclid:" (set to "-1"), "OverflowHandler:" (set to "saturate"), "ReportOverflow:" (set to "NO"), "RoundFix:" (set to "YES"), "OutputPrecision:" (set to "prec"), "ArrivingPrecision:" (set to "YES"), and "InputPrecision:" (set to "prec"). It has buttons for "OK", "Apply", "Close", and "Cancel".
- Help Window:** A window showing the help text for the "Fork" block. The text describes the block's function and lists various parameters and their default values.





Selecting Among Alternative Implementations

- Alternative implementations are represented as “targets”
- Targets can have parameters
- Floating point simulation, fixed point simulation, and C code generation are integrated today. FPGA generation being worked.



Comparing Implementations

- Comparison of floating point and fixed point implementations



Related Work at Sanders

