

Interface Synthesis in Heterogeneous System-Level DSP Design Tools

ICASSP '96

***Special Session on Methods and Tools for
Rapid Prototyping of DSP Systems***

José Luis Pino

Michael C. Williamson


Edward A. Lee

pino@eecs.berkeley.edu

<http://ptolemy.eecs.berkeley.edu/~pino>

Goal


Promote the rapid prototyping of typical embedded signal processing systems.



Method

Enable the seamless interaction of high-level DSP synthesis environments with external simulation and hardware engines.

Typical Embedded Signal Processing System




Simulation & Hardware Engines



System-Level Simulation


```
2189 use IEEE.STD_LOGIC_1164.all;
2190 use std.textio.all;
2191
2192 -- top-level entity
2193 entity FilterBnB_566_sVHDL_dTH2_top is
2194 end FilterBnB_566_sVHDL_dTH2_top;
2195
2196 -- top-level architecture
2197 architecture structure of FilterBnB_566_sVHDL_dTH2_top is
2198 component C2VHDL
2199 generic ( para0 : INTEGER ;
2200          para1 : INTEGER ;
2201          port : in STD_LOGIC ;
2202          data : out REAL )
2203 store : out STD_LOGIC ;
```

VHDL Simulation



```
DSP56000
MOTOROLA DSP56000 SIMULATOR: VERSION 3.4 10-17-90
command0.cmd
RPC connection with Thor established
load modulation
Loading file:modulation0.tod
go
SIMULATION IN PROGRESS Enter Ctrl-C to Halt. dev:0 pc:0000 cyc:00
```

DSP Simulation




Real-Time Hardware

Outline

- Disadvantages of using a discrete-event simulation backplane
- Synchronous Dataflow (SDF): guaranteeing non-deadlocking run-time behavior
- Synchronization protocol and interface construction
- Examples & performance


Discrete-Event Simulation Backplane



- System may deadlock at run-time
- Discrete-event semantics have large overhead
- Engines may not be mixed arbitrarily: discrete-event simulation backplanes are not well suited for fine-grain mixing of simulation and hardware engines

Synchronous Dataflow


- Multirate dataflow semantics: Actors consume and produce a fixed number of tokens per invocation



- Complete run-time behavior is known at compile time
- Compile time scheduling
 - Repetitions vector:
 $q(V) = [q(A), q(B), q(C), q(D)] = [1, 1, 2, 1]$
 - Many valid schedules: **A****B****C****C****D**, **A****C****B****C****D**, or **A****B**(**2C**)**D**






Deadlock Avoidance

Execution in multiple threads must be coordinated:




Within the gray subsystem, **A** and **C** have no apparent dependencies. If they are scheduled as **C** then **A**, deadlock occurs!

SDF Multiprocessor Scheduling




Communication Actors: Send/Receive




- Two pairs of communication actors are required for each hardware or software engine to be supported
- Provide necessary synchronization — self-timed implementation
- Fixed FIFO buffer size computed at compile time
 - Blocking write: Send actor suspends when buffer full
 - Blocking read: Receive actor suspends when there is not enough data in FIFO

Restricting VHDL to SDF Semantics




Algorithm Procedure


hierarchical dataflow graph



flatten the code generation subsystems



multi-lingual, flat dataflow graph




VHDL code generator(s)

C code generator(s)


Assembly code generator(s)

Interface Construction: Between Engines

User Specification




Spliced-in send/receive pairs




Interface Construction: With Ptolemy

User Specification





Spliced-in simulation-SDF send/receive actors



Filterbank Example: Ptolemy, S-56X & Synopsys VHDL


Top-level application specification



**2x faster
than using
only VHDL**

Sample Rate Conversion Example: Incremental Compilation

FIR polyphase filterbank subsystem (mapped to C code generator) is compiled into a monolithic simulation-SDF block.



**3x faster
than using only
simulation-SDF**

Summary

- Enabled the **seamless interaction** of high-level DSP synthesis environment with external simulation and hardware engines
- Realized **200% - 300% speedup** when using appropriate engines and communication infrastructure
- Restricted the specification semantics to SDF, which **guarantees non-deadlocking run-time behavior**
- Abstracted the communication protocol to easily support new simulation and hardware engines