Main Menu/Search/Help

1993

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright.
  1. A. Kalavade and E. A. Lee,``Hardware/Software Codesign Using Ptolemy,'' Proc. of IEEE Int. Workshop on Hardware/Software Codesign, Estes Park, Colorado, September, 1992. Selected by IEEE Design and Test for publication in a special issue, September 1993.
  2. S. S. Bhattacharyya and E. A. Lee, ``Scheduling Synchronous Dataflow Graphs for Efficient Looping,'' J. of VLSI Signal Processing, vol. 6, December 1993.
  3. S. S. Bhattacharyya, J. T. Buck, S. Ha, and E. A. Lee, ``A Scheduling Framework for Minimizing Memory Requirements of Multirate DSP Systems Represented as Dataflow Graphs,'' in VLSI Signal Processing VI, IEEE Special Publications, New York, 1993.
  4. J. T. Buck, Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model, Tech. Report UCB/ERL 93/69, Ph.D. Dissertation, Dept. of EECS, University of California, Berkeley, CA 94720, 1993.
  5. A. Kalavade and E. A. Lee, ``A Hardware/Software Codesign Methodology for DSP Applications,'' IEEE Design and Test, September 1993, vol. 10, no. 3, pp. 16-28.
  6. P. K. Murthy, Multiprocessor Code Synthesis in Ptolemy, Tech Report UCB/ERL 93/66, MS Report, Dept. of EECS, University of California, Berkeley, CA 94720, July 1993.
  7. G. C. Sih and E. A. Lee, ``Declustering: A New Multiprocessor Scheduling Technique,'' IEEE Trans. on Parallel and Distributed Systems, vol. 4, no. 6, pp. 625-637, June 1993.
  8. K. D. White, XPole: An Interactive Graphical Signal Analysis and Filter Design Tool, MS Report, UCB/ERL M93/70, Dept. of EECS, University of California, Berkeley, CA 94720, May 1993.
  9. S. S. Bhattacharyya, J. T. Buck, S. Ha, E. A. Lee, ``Generating Compact Code from Dataflow Specifications of Multirate DSP Algorithms,'' UCB/ERL Technical Report M93/36, May 21, 1993.
  10. S. S. Bhattacharyya, J. T. Buck, S. Ha, E. A. Lee, ``A Compiler Scheduling Framework for Minimizing Memory Requirements of Multirate DSP Systems Represented as Dataflow Graphs,'' UCB/ERL Technical Report M93/31, March 25, 1993.
  11. S. S. Bhattacharyya and E. A. Lee, ``Looped Schedules for Dataflow Descriptions of Multirate DSP Algorithms,'' UCB/ERL Technical Report UCB/ERL M93/37, May 21, 1993.
  12. J. L. Pino, ``Software Synthesis for Single-Processor DSP Systems Using Ptolemy,'' MS Report UCB/ERL M93/35, Dept. of EECS, University of California, Berkeley, CA 94720, May 1993.
  13. J. R. Barry, E. A. Lee, and D. G. Messerschmitt, ``Capacity Penalty due to Ideal Zero-Forcing Decision-Feedback Equalization,'' Proc. of IEEE Int. Conf. on Communications, Geneva, Switzerland, May 1993, vol. 1, pp. 422-427.
  14. J. R. Barry, J. Kahn, W. J. Krause, E. A. Lee, and D. G. Messerschmitt, ``Simulation of Multipath Impulse Response for Indoor Wireless Optical Channels'', IEEE Journal on Selected Areas in Communications, vol. 11, no. 3, pp. 367-379, April 1993.
  15. J. T. Buck and E. A. Lee, ``Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model,'' Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, Minneapolis, MN, April, 1993, vol. I, pp. 429-432.
  16. S. Sriram and E. A. Lee, ``Design and Implementation of an Ordered Memory Access Architecture,'' Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, Minneapolis, MN, April, 1993, vol. I, pp. 345-348.
  17. E. A. Lee, ``Representing and Exploiting Data Parallelism Using Multidimensional Dataflow Diagrams,'' Proc. of IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, Minneapolis, MN, April, 1993, vol. 1, pp. 453-456.
  18. S. S. Bhattacharyya, J. T. Buck, S. Ha, and E. A. Lee, ``A Compiler Scheduling Framework for Minimizing Memory Requirements of Multirate DSP Systems Represented as Dataflow Graphs,'' Technical Report UCB/ERL M93/31, EECS Dept., University of California, Berkeley, CA 94720, March 25, 1993.
  19. G. Borriello, K. Buchenrieder, R. Camposano, E. A. Lee, W. H. Wolf, ``Hardware/Software Codesign: D&T Roundtable in cooperation with the IEEE/ACM First International Hardware/Software Codesign Workshop,'' IEEE Design and Test of Computers, March 1993.
  20. G. C. Sih and E. A. Lee, ``A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures'', IEEE Trans. on Parallel and Distributed Systems, vol. 4, no. 2, February, 1993.
  21. E. A. Lee, ``Multidimensional Streams Rooted in Dataflow,'' Proc. IFIP WG10.3 Working Conference on Architectures and Compilation Techniques for Fine and Medium-Grain Parallelism (Orlando, FL, USA January, 1993), North-Holland, New York, 1993.
  22. J. T. Buck, ``The Ptolemy Kernel, A Programmer's Companion for Ptolemy 0.4,'' Memorandum UCB/ERL M93/8, January 19, 1993.
  23. S. S. Bhattacharyya, S. Ha, and E. A. Lee, ``Single Appearance Schedules for Synchronous Dataflow Programs,'' Memorandum UCB/ERL M93/4, January 10, 1993.
Created Mon Feb 22 14:12:22 1999
Send comments to www@ptolemy.eecs.berkeley.edu